Normal view MARC view ISBD view

Development and implementation of a new topology for power factor correction (PFC) circuit

Additional authors: Divakar, B P -- Guide

Published by : Kuvempu University, (Shankaraghatta:) Physical details: v, 88 p. ;

Subject(s): Power factor correction circuit -- Electronics

Year: 2019

Tags from this library: No tags from this library for this title. Log in to add tags.

average rating: 0.0 (0 votes)

Item type	Current location	Call number	Status	Date due	Barcode
Thesis and Dissertation	Kuvempu University Library	621.381 SUD (Browse shelf)	Not for loan		t-4372

Previous	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	Next
Previous	621.381 SOM Development of high performance model based recognition techniques	621.381 SOM;1 Development of high performance model based recognition techniques	621.381 SOM;2 Development of high performance model based recognition techniques	621.381 SUD Development and implementation of a new topology for power factor correction (PFC) circuit	621.381 SUN Study of ATM networks and their performance analysis	621.381 SUN;1 Study of ATM networks and their performance analysis	621.381 SUN;2 Study of ATM networks and their performance analysis	Next

Ph.D

There are no comments for this item.

Koha online